A two-dimensional numerical analysis including carrier recombinati-on determines that the current gain of the parasitic lateral transistor and the substrate parasitic resistors are significantly modulated in latch-up process.
l. Introduction
One major constraint to scale-down of bulk CI"10S is latch-up phenomenon. Latch-up can be triggered by vari-ous noises such as displacement current at power-up mode , external current entering I.lO signal lines or power-bus lines, and internal noise coming from adjacent circuits. To investigate detailed latch-up mechani_sm, a 2-D device simulator prograrn TMNAL4) *" utilized. This prograrn self-consistently solves poisson's equation and current continuity equations for electrons and holes in a 2-D cross section of the semiconductor devices.
These equations include S-R-H and Auger carrier recombination models, avalanche model, Sharfetter-Gummel rnobility model, and Slotboom band-gap narrowing model. Therefore, simulation provided accurate solutions even for latch-up under very high field and excess minority carrier injection.
Device structure for latch-up analysis is shornrn in Fig.1 The equivalent circuit rnodel for the substrate triggering is shown in Fig.5 
, where IU is the emitter current, K is the modulation coefficient, and Ro i_s the unmodulated bulk resi-stance.
All resistor values except ItUr, RUN, RpS', and R*O were regarded as being modul.ated because they are located in the base regi-ons Pulse widttr dependencies of the latch-up trigger current calculated using this model are shown in Fig.6 (for a device with 6Fm base width lateral transistor) and Fig.7 (for a device with 2pm base width.)
Calculations taking the whole non-linear effect into consideration were i_n good agreement with experiments. However, calculations excluding In addition, calculation ignoring conductivity modulation could not fully explain the experiment even in the DC threshold trigger current level.
The corresponding device structure and profile are similar to the device in Fig. I and 2 . Element values of the equivalent circuit used for calculation are listed in Table I .
These values are determined as follows. l) Brro, Bpo, T*o, TFpo, REp' \N' Rrs, and \" ( including Ro and K) are measured from the parasitic transistors using the roe1l-known measurement method.6)
2) RCp, \tt' RCu and \, are estimated from the device structure and profile.
They become negligibly small at the latch-up onset due to conduc tivity nrodulation 3) Cr*, CJp, CJC are estimated from the impurity prof ile. +) At, 81, A, and ,Z in eq. (1) and (2) were determined from fitting of calculated and measured waveforms for latch-up turn-on current as shown in Fig.8 0ther parameters were determined through measurement of parasitic elements. This simple circuit model should prove indispensable for designing latch-up immunity in scaled cl"los LSIs, when the magnitude element constituting the thyristor can be estimated incorporating their three-dimensional structure effect .
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